JPH0543142B2 - - Google Patents
Info
- Publication number
- JPH0543142B2 JPH0543142B2 JP61078620A JP7862086A JPH0543142B2 JP H0543142 B2 JPH0543142 B2 JP H0543142B2 JP 61078620 A JP61078620 A JP 61078620A JP 7862086 A JP7862086 A JP 7862086A JP H0543142 B2 JPH0543142 B2 JP H0543142B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- input
- signal
- state
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 2
- 238000000034 method Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
Landscapes
- Microcomputers (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61078620A JPS62235670A (ja) | 1986-04-04 | 1986-04-04 | 入出力回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61078620A JPS62235670A (ja) | 1986-04-04 | 1986-04-04 | 入出力回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62235670A JPS62235670A (ja) | 1987-10-15 |
JPH0543142B2 true JPH0543142B2 (en]) | 1993-06-30 |
Family
ID=13666930
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61078620A Granted JPS62235670A (ja) | 1986-04-04 | 1986-04-04 | 入出力回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62235670A (en]) |
-
1986
- 1986-04-04 JP JP61078620A patent/JPS62235670A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS62235670A (ja) | 1987-10-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3105223B2 (ja) | マイクロコンピュータ,マイクロプロセッサおよびコア・プロセッサ集積回路用デバッグ周辺装置 | |
US4949241A (en) | Microcomputer system including a master processor and a slave processor synchronized by three control lines | |
JPH048874B2 (en]) | ||
JPS5925254B2 (ja) | デイジタル・デ−タ処理装置 | |
US5095485A (en) | Microprocessor equipped with parity control unit on same chip | |
US5467461A (en) | Multiprocessor computer system having bus control circuitry for transferring data between microcomputers | |
US4947478A (en) | Switching control system for multipersonality computer system | |
US5742842A (en) | Data processing apparatus for executing a vector operation under control of a master processor | |
JPS62179033A (ja) | 集積回路マイクロプロセツサ | |
JPH0543142B2 (en]) | ||
JP2628311B2 (ja) | マイクロコンピュータ | |
JPH0423051A (ja) | マイクロプロセッサ | |
JP2919357B2 (ja) | Cpuインタフェース回路 | |
JP3173807B2 (ja) | 記憶装置の切替制御装置 | |
JPH071500B2 (ja) | シングルチップマイクロコンピュータ | |
JPH0287253A (ja) | 機器アドレス設定方式 | |
JPS62248043A (ja) | マイクロコンピユ−タ・インストラクシヨン・フエツチ用メモリ切換回路 | |
JPH0370055A (ja) | 半導体集積回路装置 | |
JPH02210515A (ja) | システムのリセット方式 | |
JPH01169639A (ja) | 記憶装置 | |
JPH1083384A (ja) | マイクロコンピュータ | |
JPH03220654A (ja) | マイクロコンピュータ | |
JPH04162150A (ja) | ウォッチドッグタイマ制御回路 | |
JPH0315948A (ja) | アドレスバス試験方式 | |
JPH04241622A (ja) | マイクロプロセッサ |